

AMENDMENTS TO THE CLAIMS

16. (Currently Amended) A method of determining validity of a translated instruction comprising:

a) starting execution of a first succeeding host instruction translated from a first target instruction, wherein said first succeeding host instruction is linked via a jump command from a second preceding host instruction translated from a second target instruction, and wherein a first condition of a target system state required by said first succeeding host instruction holds, wherein said first condition is based on an address consistency check of said preceding host instruction;

b) testing a second condition of said target system state to determine the validity of said first succeeding host instruction;

c) executing said first succeeding host instruction if said second condition holds; and

d) generating an exception if said second condition does not hold.

17. (Cancelled)

18. (Currently Amended) The method of Claim ~~[[17]]~~ 16, wherein said b) comprises performing an address consistency check of said ~~first~~ succeeding host instruction.

19. (Cancelled)

Serial No. 09/471,447
Examiner: Day, Herng Der

- 2 -

Art Unit 2133
TRAN-PO18

20. (Currently Amended) The method of Claim 16, wherein said d) further comprises invalidating said ~~first~~ succeeding host instruction.
21. (Currently Amended) The method of Claim 16, wherein said d) further comprises removing said ~~link~~ jump command between said ~~first~~ succeeding host instruction and said ~~second~~ preceding host instruction.
22. (Previously Presented) The method of Claim 16, wherein said d) further comprises creating a new translation of said first target instruction.
23. (Previously Presented) The method of Claim 16, wherein said d) further comprises interpreting said first target instruction.
24. (Currently Amended) A method of determining validity of a translated instruction comprising:
- a) performing a first address consistency check of a first host instruction made from a first target instruction to verify that said first host instruction is valid;
 - b) executing said first host instruction;
 - c) determining whether a second host instruction made from a second target instruction and that is linked via a jump command from

Serial No. 09/471,447
Examiner: Day, Herng Der

- 3 -

Art Unit 2123
TRAN-PO18

said first host instruction can be safely executed without a second address consistency check by determining whether said first and second target instructions are on a same memory page; and

d) executing said second host instruction without performing said second address consistency check if safe.

25. (Currently Amended) The method of Claim 24, further comprising:

e) performing said second address consistency check if said determination is that it is unsafe to execute said second host instruction without said second address consistency check; and

f) executing said second host instruction if said second address consistency check passes.

26-29. (Cancelled)

30. (Currently Amended) ~~The method of Claim 29 wherein:~~

A method of linking translated instructions comprising:

a) translating a first target instruction to a first host instruction;

b) translating a second target instruction to a second host instruction;

~~said b) comprises c)~~ determining at the time said translation of said ~~first second~~ target instruction is made that said first and second host instructions are to be linked; and

Serial No. 09/471,447
Examiner: Day, Herng Der

- 4 -

Art Unit 2123
TRAN-PO18

d) providing an address consistency check for said second host instruction by:

~~said c) comprises:~~

[[c1)]] linking said ~~second~~ first host instruction to said ~~first~~ second host instruction via a jump command; and

[[c2)]] including code for performing said address consistency check as a part of said ~~first~~ second host instruction.

31. (Currently Amended) ~~The method of Claim 29 wherein:~~

A method of linking translated instructions comprising:

a) translating a first target instruction to a first host instruction;

b) translating a second target instruction to a second host instruction;

~~said b) comprises c) determining after said translation of said first second target instruction is made that said first and second host instructions are to be linked; and~~

~~said c) comprises:~~

d) providing an address consistency check for said second host instruction by:

[[c1)]] linking said ~~second~~ first host instruction to code for performing said address consistency check via a first jump command; and

Serial No. 09/471,447
Examiner: Day, Herng Der

- 5 -

Art Unit 2123
TRAN-PO18

[[c2]] linking said code for performing said address consistency check to said ~~first~~ second host instruction via a second jump command.

32. (Currently Amended) ~~The method of Claim 29 wherein:~~

A method of linking translated instructions comprising:

a) translating a first target instruction to a first host instruction;

b) translating a second target instruction to a second host instruction;

~~said b) comprises~~ c) determining after said translation of said first second target instruction is made that said first and second host instructions are to be linked; and

~~said c) comprises:~~

d) providing an address consistency check for said second host instruction by:

[[c1]] linking said ~~second~~ first host instruction to said ~~first~~ second host instruction via a jump command; and

[[c2]] incorporating code for performing said address consistency check into said ~~first~~ second host instruction.

33. (Currently Amended) The method of Claim [[17]] 16, wherein said first condition is that an address stored in said ~~second~~ preceding host instruction matches a physical address of said second target instruction.

Serial No. 09/471,447
Examiner: Day, Herng Der

- 6 -

Art Unit 2123
TRAN-PO18

34. (Currently Amended) The method of Claim 33, wherein said b) comprises verifying that an address stored in said ~~first~~ succeeding host instruction matches a physical address of said first target instruction.

35. (Currently Amended) The method of Claim 18, wherein said b) comprises comparing a physical address of said first target instruction against an address stored in said ~~first~~ succeeding host instruction.

Serial No. 09/471,447
Examiner: Day, Herng Der

- 7 -

Art Unit 2123
TRAN-PO18